News Letter
Weather
Community
English home Forum Photo Gallery Features Newsletter Archive   About US Help Site Map
China
World
Opinion
Business
Sci-Edu
Culture/Life
Sports
Photos
 Services
- Newsletter
- Online Community
- China Biz Info
- News Archive
- Feedback
- Voices of Readers
- Weather Forecast
 Search
Advanced
 About China
- China at a glance
- Constitution
- CPC & state organs
- Chinese leadership
- Selected Works of Deng Xiaoping

Home >> Photo
UPDATED: 09:25, September 09, 2004
65 nanometer(nm) process technology
font size    

Intel President Paul Otellini introduces their 300mm wafer of silicon using 65 nanometer (nm) process technology during the Intel Autumn Communication Technology Summit in San Francisco, United States, Sept. 7, 2004. Intel, the world's largest chip maker, said recently that it has built fully functional 70-megabit static random access memory (SRAM) chips with more than half a billion transistors using 65 nanometer(nm) process technology.


Photo:<!--###IMAGE_BRIEF###-->
Intel President Paul Otellini introduces their 300mm wafer of silicon using 65 nanometer (nm) process technology during the Intel Autumn Communication Technology Summit in San Francisco, United States, Sept. 7, 2004. Intel, the world's largest chip maker, said recently that it has built fully functional 70-megabit static random access memory (SRAM) chips with more than half a billion transistors using 65 nanometer(nm) process technology.
Comments on the story Comment on the story Recommend to friends Tell friends Print friendly Version Print friendly format Save to disk Save to disk


   Recommendation
- China Forum
- PD Newsletter
- People's Comment
- Most Popular
 Related News
- Intel builds new chips with 65 nanometer process technology

- China developed first "nanometer optical tweezers equipment"


Copyright by People's Daily Online, all rights reserved